

# CASCADED MULTILEVEL INVERTER WITH MULTICARRIER PWM TECHNIQUES

<sup>1</sup>Julumol Joseph, <sup>2</sup>Arya Prakash

<sup>1</sup>M.Tech Student,EEE Department,Sree Narayana Gurukulam College of Engineering Kadayiruppu,  
Kerala,India,[julumol007@gmail.com](mailto:julumol007@gmail.com)

<sup>2</sup>Assistant Professor,EEE Department,Sree Narayana Gurukulam College of Engineering  
Kadayiruppu,Kerala,India [2006arya@gmail.com](mailto:2006arya@gmail.com)

## Abstract

Multilevel inverter has so many advantages than conventional two level inverter. As the number of level increases the output approaches to a pure sinusoidal wave. Multilevel inverter using both fundamental frequency switching and higher frequency switching. In this paper discuss only about higher frequency switching. In higher frequency switching we are using two signals, one is reference signal and the other one is carrier signal. For Sinusoidal PWM technique sinusoidal wave be the reference signal and triangular wave be the carrier signal. This paper discuss about SinePWM Techniques with multicarrier. Simulation done on 7 level cascaded H-Bridge inverter with multicarrier SinusoidalPWM technique.

**Index Terms:** SinusoidalPWM(SPWM); Alternate Phase Opposite Disposition(APOD); Phase Opposite Disposition(POD); Phase Disposition(PD)

-----\*\*\*-----

## 1. INTRODUCTION

In recent years, multilevel inverters have received more attention in industrial applications, such as motor drives, static VAR compensators (STATCOMs)[1],[2], and renewable energy systems. Compared to the traditional two-level voltage source inverters, the stepwise output voltage is the major advantage of multilevel inverters[3]. This advantage results in higher power quality, better electromagnetic compatibility, lower switching losses, higher voltage capability, and needlessness of a transformer at distribution voltage level, thereby reducing the costs. Multilevel inverters are generally divided into three configurations: diode-clamped, flying capacitor, and cascaded H-bridge multilevel inverters.

Regarding the switching frequency of multilevel inverters, the switching strategies can be classified into two categories: strategies that work with high switching frequencies, including the classical carrier-based sinusoidal pulse width modulation (PWM) strategy[4], and those that work with low switching frequencies, generally equal to the fundamental component frequency, and generate a staircase waveform

## 2. CASCADE H-BRIDGES INVERTER


The cascade H-bridges inverter is a cascade of H-bridges, or H-bridges in a series configuration. In this topology the H-bridges are cascaded in every phase [5]. The output voltage of cascaded multilevel inverter is equal to sum of the output voltages of the individual bridges and can be controlled to produce a staircase waveform. With the increase in H-bridges in a phase, the output voltage waveform tends to be more sinusoidal. Figure 1 shows its 7-level topology. It consists of three identical H-bridges in each phase. In n-level topology, (n-1)/2 identical H-bridges are used in every phase. There must be a separate DC source for the DC bus of every individual H-bridge. Hence, this topology is useful for collecting energy from renewable energy resources e.g. solar panels and fuel cell.



**Figure 1: Single Phase 7 level Cascaded H-Bridge inverter**

### 3. MULTI LEVEL INVERTER MODULATION CONTROL SCHEMES

Figure 2 shows the multilevel converter modulation methods. The modulation control schemes for the multilevel inverter can be divided into two categories[6], fundamental switching frequency and high switching frequency PWM such as multilevel carrier-based PWM, selective harmonic elimination and multilevel space vector PWM. Multilevel SPWM needs multiple carriers. Each DC source needs its own carrier. Several multi-carrier techniques have been developed to reduce the distortion in multilevel converters, based on the conventional SPWM with triangular carriers. Some methods use carrier disposition and others use phase shifting of multiple carrier signals. By generalizing, for an ‘n’ level multilevel inverter, (n-1) carriers are needed [7].



**Figure 2: Multilevel converter modulation methods**


One of the most straightforward methods of describing voltage-source modulation is to illustrate the intersection of a modulating signal (duty cycle) with triangle waveforms. There are

three alternative PWM strategies with differing phase relationships:

- Alternate phase disposition (APOD) – every carrier waveform is in out of phase with its neighbour carrier by  $180^\circ$ .
- Phase opposition disposition (POD) – All carrier waveforms above zero reference are in phase and are  $180^\circ$  out of phase with those below zero.
- Phase disposition (PD)- All carrier waveforms are in phase.

### 4. ALTERNATE PHASE DISPOSITION (APOD)

In case of alternate phase disposition (APOD) modulation, every carrier waveform is in out of phase with its neighbour carrier by  $180^\circ$ .



**Figure 3: Carrier arrangements for APOD PWM strategy**


The rules for APOD method, when the number of level  $N = 7$ , are

- The  $N - 1 = 6$  carrier waveforms are arranged so that every carrier waveform is in out of phase with its neighbour carrier by  $180^\circ$ . There are 3 positive carriers whose magnitude is positive and 3 negative carriers whose magnitude is negative.
- The converter switches to  $+V_{dc}$  when the reference is greater than  $1^{st}$  positive carrier waveform.
- The converter switches to  $+2V_{dc}$  when the reference is greater than the  $2^{nd}$  positive carrier waveform.
- The converter switches to  $+3V_{dc}$  when the reference is greater than the uppermost  $3^{rd}$  positive carrier waveform.
- The converter switches to 0 when the reference is lesser than all positive carrier waveforms as well as lesser than negative carrier waveforms.

- The converter switches to  $-V_{dc}$  when the reference is lesser than 1<sup>st</sup> negative carrier waveform.
- The converter switches to  $-2V_{dc}$  when the reference is lesser than 2<sup>nd</sup> negative carrier waveform.
- The converter switches to  $-3V_{dc}$  when the reference is lesser than 3<sup>rd</sup> lowermost negative carrier waveform.

### 5. PHASE OPPOSITION DISPOSITION (POD)

For phase opposition disposition (POD) modulation all carrier waveforms above zero reference are in phase and are 180° out of phase with those below zero.



**Figure 4: Carrier arrangements for PODPWM strategy**


The rules for the phase opposition disposition method, when the number of level  $N = 7$  are

- The  $N - 1 = 6$  carrier waveforms are arranged so that all carrier waveforms above zero are in phase and are 180° out of phase with those below zero. There are 3 carrier waveforms above the reference zero line and other 3 carrier waveforms with 180° degree shift are below the zero reference line.
- The converter switches to  $+V_{dc}$  when the reference is greater than 1<sup>st</sup> positive carrier waveform.
- The converter switches to  $+2V_{dc}$  when the reference is greater than the 2<sup>nd</sup> positive carrier waveform.
- The converter switches to  $+3V_{dc}$  when the reference is greater than the uppermost 3<sup>rd</sup> positive carrier waveform.
- The converter switches to 0 when the reference is lesser than all positive carrier waveforms as well as lesser than negative carrier waveforms.

- The converter switches to  $-V_{dc}$  when the reference is lesser than 1<sup>st</sup> negative carrier waveform.
- The converter switches to  $-2V_{dc}$  when the reference is lesser than 2<sup>nd</sup> negative carrier waveform.
- The converter switches to  $-3V_{dc}$  when the reference is lesser than 3<sup>rd</sup> lowermost negative carrier waveform.

### 6. PHASE DISPOSITION (PD)

For phase disposition (PD) modulation all carrier waveforms above zero reference and below zero reference are in phase.



**Figure 5: Carrier arrangements for PDPWM strategy**

The rules for the phase disposition method, when the number of level  $N = 7$ , are

- The  $N - 1 = 6$  carrier waveforms are arranged so that all carrier waveforms above zero and below zero are in phase. There are 3 carrier waveforms above the reference zero line and other 3 carrier waveforms below the zero reference line.
- The converter switches to  $+V_{dc}$  when the reference is greater than 1<sup>st</sup> positive carrier waveform.
- The converter switches to  $+2V_{dc}$  when the reference is greater than the 2<sup>nd</sup> positive carrier waveform.
- The converter switches to  $+3V_{dc}$  when the reference is greater than the uppermost 3<sup>rd</sup> positive carrier waveform.
- The converter switches to 0 when the reference is lesser than all positive carrier waveforms as well as lesser than negative carrier waveforms.
- The converter switches to  $-V_{dc}$  when the reference is lesser than 1<sup>st</sup> negative carrier waveform.

- The converter switches to - 2Vdc when the reference is lesser than 2<sup>nd</sup> negative carrier waveform.
- The converter switches to - 3Vdc when the reference is lesser than 3<sup>rd</sup> lowermost negative carrier waveform.

### 7. SIMULATION RESULTS

The single phase seven level inverter is modelled in SIMULINK using power system block set. The switching pulses for each H-Bridges are generated from different multicarrier sinePWM techniques. From the FFT analysis the % THD value can be calculated.




Figure 6: 7 level inverter simulation model




Figure 7: Output voltage generated by APODPWM strategy




Figure 8: FFT plot for output voltage of APODPWM strategy




Figure 9: Output voltage generated by APODPWM strategy




Figure 10: FFT plot for output voltage of PODPWM strategy






Figure 11: Output voltage generated by PDPWM strategy




Figure 9: FFT plot for output voltage of PDPWM strategy

## 8. CONCLUSION

In this paper, multicarrier SinePWM techniques for seven level inverter have been presented. Performance factors like %THD, Vrms, CF and FF have been evaluated presented and analyzed. It is found that the PDPWM and PODPWM strategy provides lower %THD. Depending on the performance measure required in a particular application of chosen MLI based on the output quality appropriate PWM have to be employed.

## ACKNOWLEDGEMENT

At the outset I would like to express my deep & sincere gratitude to **God, almighty** who showered his blessings on me with which this endeavour was a great success. I would like to express my sincere appreciation to my guide **Assis.Prof.Arya Prakash**, for her guidance, encouragement, and support throughout the course of this thesis work. I am grateful to my M.Tech co-ordinator, **Assis.Prof.Ajith K.A** for his valuable suggestions and comments during this research period. My heartfelt appreciation goes toward my

parents, and friends, who were always encouraged, me to pursue higher education.

## REFERENCES

- [1]. K. Sivakumar, A. Das, R. Ramchand, C. Patel, and K. Gopakumar, "A five-level inverter scheme for a four-pole induction motor drive by feeding the identical voltage-profile windings from both sides," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2776–2784, Aug. 2010
- [2]. F. Khoucha, S. M. Lagoun, K. Marouani, A. Kheloui, and M. El Hachemi Benbouzid, "Hybrid cascaded H-Bridge multilevel-inverter inductionmotor- drive direct torque control for automotive applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 892–899, Mar. 2010.
- [3]. W. Song and A. Q. Huang, "Fault-tolerant design and control strategy for cascaded H-bridge multilevel converter-based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2700–2708, Aug. 2010.
- [4]. J.S Lai and F.Z.Peng, "Multilevel converters-a new breed of power converters," *IEEE Trans. Ind. Applicant.*, vol 32,pp. 509-517,1996
- [5]. J.Dixon and L.Moran, "Multilevel inverter, based on multi-stage connection of three converters, scaled in power of three," in *proc.IEEE IECON*, Seville, Spain, 2002, pp.886-891.
- [6]. J.Sun and H.Grotstollen, "Solving Nonlinear equations for Selective harmonic eliminated PWM using predicted initial values," in *Proc.Int.Conf.Industrial Electronics, Control, Instrumentation, Automation*, 1992, pp. 259-264
- [7]. N. Farokhnia, S. H. Fathi, and H. R. Toodeji, "Direct nonlinear control for individual DC voltage balancing in cascaded multilevel DSTATCOM," in *Proc. IEEE Int. Conf. EPECS*, 2009, pp. 1–8.
- [8]. C. Cecati, F. Ciancetta, and P. Siano, "A multilevel inverter for PV systems with fuzzy logic control," *IEEE Trans. Ind. Electron.*, vol. 57, no. 12, pp. 4115–4125, Dec. 2010.
- [9]. R. H. Baker and L. H. Bannister, "Electric Power Converter," U.S. Patent 3 867 643, Feb. 1975.
- [10]. M. G. Hosseini Aghdam, S. H. Fathi, and G. B. Gharehpetian, "Comparison of OMTD and OHSW harmonic optimization techniques

in multilevel voltage-source inverter with non-equal DC sources,” in *Proc. IEEE 7th ICPE*, Daegu, Korea, Oct. 22–26, 2007, pp. 587–591.

- [11]. Jose Rodriguez, Jin-Sheng Lai and Fang Zheng, “Multilevel Inverters: A survey of topologies, Control applications,” *IEEE transactions on Industrial Electronics*, Vol.49, No. 4, pp. 724-738, August 2002.
- [12]. K.A.Corzine, M.W. Wielebski, F.Z Peng, and J.Wang, “Control of cascaded multilevel inverters”, *IEEE Trans. Power Electron.*, Vol.19, No.3, pp.732-738, May 2004.

## BIOGRAPHIES



**Julymol Joseph:** She was born in Kerala on May 10, 1989. She has been graduated in 2010 from CUSAT University, Kochi. She is doing post graduation M.Tech in Power Electronics during 2012 to 2014 from MG University, Kerala.



**Arya Prakash:** Assistant Professor in EEE department at Sree Narayana Gurukulam College of Engineering, Ernakulam District, Kerala, India. She has completed her M.Tech degree from RIT Kottayam, MG University, Kerala. She has published more than 5 papers in international journals.