

## A Review on “CMOS Full-Adders Using Arithmetic Applications”

1 Hemant Kadamdhad, M.Tech ,Electronics Engg(communication), Abha Gaikwad Patil College of Engineering Nagpur, Nagpur University, India,

Email- id- hemantkadamdhad\_2007@rediffmail.com

2 Prof. Mamta Sarde , Assistant Professor (M. Tech ECE), Abha Gaikwad Patil College of Engineering Nagpur, Nagpur University, India,

Email- id- mmsarde@gmail.com

### ABSTRACT

Two high-speed and low-power full-adder cells designed with an alternative internal logic structure and pass-transistor logic styles that lead to have a reduced power-delay product (PDP). We carried out a comparison against other full-adders reported as having a low PDP, in terms of speed, power consumption and area. All the full-adders were designed with a 0.18 $\mu\text{m}$  CMOS technology, and were tested using a comprehensive testbench that allowed to measure the current taken from the full-adder inputs, besides the current provided from the power-supply. Post-layout simulations show that the proposed full-adders outperform its counterparts exhibiting an average PDP advantage of 80%, with only 40% of relative area.

**Key words:** Arithmetic, full-adder ,high-speed, low power

### 1. INTRODUCTION:

Energy-Efficiency is one of the most required features for modern electronic systems designed for high-performance and/or portable applications. In one hand, the ever increasing market segment of portable electronic devices demands the availability of low-power building blocks that enable the implementation of long-lasting battery-operated systems. On the other hand, the general trend of increasing operating frequencies and circuit complexity, in order to cope with the throughput needed in modern high-performance processing applications,

requires the design of very high-speed circuits. The power-delay product (PDP) metric relates the amount of energy spent during the realization of a determined task, and

stands as the more fair performance metric when comparing optimizations of a module designed and tested using different technologies, operating frequencies, and scenarios.

Addition is a fundamental arithmetic operation that is broadly used in many VLSI systems, such as application-specific digital signal processing (DSP) architectures and microprocessors. This module is the core of many arithmetic operations such as addition/subtraction, multiplication, division and address generation. As stated above, the PDP exhibited by the full-adder would affect the system's overall performance .Thus, taking this fact into consideration, the design of a full-adder having low-power consumption and low propagation delay results of great interest for the implementation of modern digital systems.




Figure 1 Full-adder cell formed by three main logical blocks.

Full adder is combinational circuits that forms the arithmetic sum of three inputs bits. In full adder there is a three inputs and two outputs. In our block diagram we use three inputs as A, B, Ci. The third input is carry input. The outputs are SUM and CARRY.

## 2. REVIEW

Many papers have been published regarding the optimization of low-power full-adders, trying different options for the logic style standard CMOS, differential cascode voltage switch (DCVS), complementary pass-transistor logic (CPL), double pass-transistor logic (DPL), swing restored CPL (SR-CPL), and hybrid styles, and the logic structure used to build the adder module. The internal logic structure shown in has been adopted as the standard configuration in most of the enhancements developed for the 1-bit full-adder module. In this configuration, the adder module is formed by three main logical blocks: a XOR-XNOR gate and XOR blocks or multiplexers to obtain the SUM and CARRY outputs (Blocks 2 and 3).[7]. The test bed used for the performance analysis of the full-adders. This simulation environment has been used for comparing the full-adders analyzed in, with the addition of the inverters at the outputs. The size of the input buffers lets to experience some degradation in the input signals, and the size of the output buffers equals the load of four small inverters for this

C	B	A	So	Co
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth Table of a Full Adder

There are not signals generated internally that control the selection of the output multiplexers. Instead, the C input signal, exhibiting a full voltage swing and no extra delay, is used to drive the multiplexers, reducing so the overall propagation delays. The capacitive load for the C input has been reduced, where the diffusion capacitance is becoming very large for sub-micrometer technologies. Thus, the overall delay for larger modules where the C signal falls on the critical path can be reduced. The propagation delay for the So and Co outputs can be tuned up individually by adjusting the XOR/XNOR and the AND/OR gates this feature is advantageous for applications where the skew between arriving signals is critical for a proper operation etc. Automatic emotion recognition from EEG signals is receiving more attention with the development of new forms of human-centric and human-driven interaction with digital media.




Figure 2 Alternative logic scheme for designing full-adder cells.

### 3. OBJECTIVE OF WORK

- The main Aim is to implement CMOS Full-Adders Using Arithmetic Applications for Energy-Efficient. Comparison of two full-adder cells.
- The internal logic structure for designing a full-adder cell.
- The alternative internal logic structure to build the two proposed full-adders.
- Features of the simulation environment used for the comparison.
- Results obtained from the simulations.

### 4. CONCLUSION

An another internal logic structure for designing full adder cells was introduced. In order to demonstrate its advantages, two full adders were built in combination with pass transistor logic style. For conceived many full adders we can use adder categorization and hybrid design style.

### REFERENCES:

- [1] Mariano Aguirre-Hernandez and Monico Linares-Aranda "CMOS Full-Adders for Energy-Efficient Arithmetic Applications" *IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS* June.2010.
- [2] D. Patel, P. G. Parate, P. S. Patil, and S. Subbaraman, "ASIC implementation of 1-bit full adder," in *Proc. 1st Int. Conf. Emerging Trends Eng. Technol.*, Jul. 2008.
- [3] M. Aguirre and M. Linares, "An alternative logic approach to implement high-speed low-power full adder cells," in *Proc. SBCCI, Florianopolis, Brazil*, Sep. 2005.
- [4] A. M. Shams, T. K. Darwish, and M. Bayoumi, "Performance analysis of low-power 1-bit CMOS full adder cells," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 10, no. 1, Feb. 2002.

[5] D. Radhakrishnan, "Low-voltage low-power CMOS full adder," *IEEE Proc. Circuits Devices Syst.*, vol. 148, no. 1, pp. 19–24, Feb. 2001.

[6] R. Zimmerman and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," *IEEE J. Solid-State Circuits*, vol. 32, no. 7, pp. 1079–1090, Jul. 1997.

[7] N. Zhuang and H. Wu, "A new design of the CMOS full adder," *IEEE J. Solid-State Circuits*, vol. 27, no. 5, pp. 840–844, May 1992.

[8] N. Weste and K. Eshraghian *Principles of CMOS VLSI Design, A system perspective*. Reading, MA: Addison-Wesley, 1988, ch. 5.

[9] C. Chang, and M Zang, "A Review of 0.18- $\mu\text{m}$  full adder performance for tree structured arithmetic circuits," *IEEE Transaction. VLSI system*, vol. 13, no.6, pp.686-695, Jun 2005.